This paper presents a CMOS floating tunable differential resistance, which has the property of being positive with respect to common-mode signals while being negative for differential signals. The designed circuit is simulated in UMC 180 nm CMOS process: simulations show that the negative differential resistance can be varied in a broad range, from 23.5 kΩ to 3.8 MΩ.

Design of an integrated tunable differential negative resistance in UMC 0.18 μm

RICHELLI, Anna;
2016-01-01

Abstract

This paper presents a CMOS floating tunable differential resistance, which has the property of being positive with respect to common-mode signals while being negative for differential signals. The designed circuit is simulated in UMC 180 nm CMOS process: simulations show that the negative differential resistance can be varied in a broad range, from 23.5 kΩ to 3.8 MΩ.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11379/470004
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 6
  • ???jsp.display-item.citation.isi??? 4
social impact